Write grouping for update-based cache coherence protocols
نویسندگان
چکیده
In our previous work, we demonstrated the possible performance gains from update-based cache coherence protocols for a set of fine-grain scientific applications running on a scalable sharedmemory multiprocessor. In this paper, we examine in detail the hardware-based write grouping scheme presented in our earlier work. First we describe both software-based and hardwarebased write grouping schemes. The software-based scheme, with its perfect knowledge of the application’s write pattern, is able to achieve optimal write grouping efficiency, but not without added complexity to the application’s code. Nevertheless, we use the software-based scheme to determine the optimal grouping efficiency for each application studied, and then demonstrate that the hardware-based write grouping scheme is almost as efficient as the software-based scheme, but it requires little, if any, software modifications. We also explore slight modifications to the hardware-based write grouping scheme. These modifications include varying the delay used to improve the write grouping efficiency and changing the location of the write grouping buffer.
منابع مشابه
Implementation and Evaluation of Update-Based Cache Protocols Under Relaxed Memory Consistency Models1
Invalidation-based cache coherence protocols have been extensively studied in the context of large-scale shared-memory multiprocessors. Under a relaxed memory consistency model, most of the write latency can be hidden whereas cache misses still incur a severe performance problem. By contrast, update-based protocols have a potential to reduce both write and read penalties under relaxed memory co...
متن کاملImplementation and evaluation of update-based cache protocols under relaxed memory consistency models
Invalidation-based cache coherence protocols have been extensively studied in the context of large-scale shared-memory multiprocessors. Under a relaxed memory consistency model, most of the write latency can be hidden whereas cache misses still incur a severe performance problem. By contrast, update-based protocols have a potential to reduce both write and read penalties under relaxed memory co...
متن کاملUpdate-Based Cache Coherence Protocols for Scalable Shared-Memory Multiprocessors
In this paper, two hardware-controlled update-based cache coherence protocols are presented. The paper discusses the two major disadvantages of the update protocols: inefficiency of updates and the mismatch between the granularity of synchronization and the data transfer. The paper presents two enhancements to the update-based protocols, a write combining scheme and a finer grain synchronizatio...
متن کاملTime Domain Performance Evaluation of Adaptive Hybrid Cache Coherence Protocols
Abstruct -Adaptive hybrid cache coherence protocols use both the write-invalidate mechanism and the write-update mechanism to maintain coherence among copies of data objects. Each of these protocols implements a decision function that chooses the appropriate mechanism in order to improve their performance. I n most existing solutions, decision functions are based on communication traffic. Moreo...
متن کاملEliminating Useless Messages in Write-Update Protocols on Scalable Multiprocessors
Cache coherence protocols for shared-memory multiprocessors use invalidations or updates to maintain coherence across processors. Although invalidation protocols usually produce higher miss rates, update protocols typically perform worse. Detailed simulations of these two classes of protocol show that the excessive network traac caused by update protocols signiicantly degrades performance , eve...
متن کامل